

PRELIMINARY

SOLID STATE DEVICES, INC.

14005 Stage Road * Santa Fe Springs, Ca 90670 Phone: (562) 404-4474 * Fax: (562) 404-1773


DESIGNER'S DATA SHEET

FEATURES:

- Rugged construction with poly silicon gate
- Low RDS (on) and high transconductance
- Excellent high temperature stability
- Very fast switching speed
- Fast recovery and superior dv/dt performance
- Increased reverse energy capability
- Low input transfer capacitance for easy paralleling
- Hermetically sealed surface mount package
- TX, TXV and Space Level screening available

MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	SYMBOL VALUE	
Drain to Source Voltage	V _{DS}	V _{DS} 100	
Drain to Gate Voltage (RGS = 1.0 m Ω)	V _{DG}	60	Volts
Gate to Source Voltage	V _{GS}	±20	Volts
Continuous Drain Current @ TC = 25°C	ID	30	Amps
Operating and Storage Temperature	T _{op} & T _{stg}	-55 to +150	°C
Thermal Resistance, Junction to Case (All Four)	R _{θJC} 3.5		°C/W
Total Device Dissipation @ TC = 25°C	PD	35	Watts



SFF75N06-28 30 AMP 1/ **60 VOLTS**

> $25 \mathrm{m}\Omega$ **N-CHANNEL POWER MOSFET**

28 PIN CLCC

NOTE: All specifications are subject to change without notification. SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: FT0001A

SFF75N06-28

PRELIMINARY



SOLID STATE DEVICES, INC.

14005 Stage Road * Santa Fe Springs, Ca 90670 Phone: (562) 404-4474 * Fax: (562) 404-1773

ELECTRICAL CHARACTERISTICS @ $T_J = 25^{\circ}C$ (Unless Otherwise Specified)								
RATING		SYMBOL	MIN	ТҮР	MAX	UNIT		
Drain to Source Breakdown Voltage (VGS =0 V, ID =250µA)		BV _{DSS}	60	-	-	V		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		R _{DS(on)}	-	23 25 27	25 27 -	mΩ		
Gate Threshold Voltage (VDS =VGS, ID =250µA)		V _{GS(th)}	2	-	4	v		
Forward Transconductance (VDS > ID(on) x RDS (on) Max, IDS =60% rated ID)		gf _s	15	35	-	S (℧)		
Zero Gate Voltage Drain Current (VDS =80% rated VDS, VGS =0 V, $T_A = 25^{\circ}C$) (VDS =80% rated VDS, VGS =0 V, $T_A = 125^{\circ}C$)		I _{DSS}	-	- -	10 100	μΑ		
Gate to Source Leakage Forward Gate to Source Leakage Reverse	At rated VGS	I _{GSS}	-	-	100 100	nA		
Total Gate Charge Gate to Source Charge Gate to Drain Charge	VGS =10 Volts 50% rated VDS Rated ID	Qg Qgs Qgd	-	83 13 40	100 20 55	nC		
Turn on Delay Time Rise Time Turn off DELAY Time Fall Time	VDD = 50% rated VDS rated ID RG = 6.2Ω	t _{d (on)} tr t _{d (off)} tf	- - -	20 35 65 40	40 70 130 80	nsec		
Diode Forward Voltage $(I_S = rated I_D, V_{GS} = 0V, T_J = 25^{\circ}C)$		V _{SD}	-	1.47	1.6	v		
Diode Reverse Recovery Time Reverse Recovery Charge	$TJ = 25^{\circ}C$ $IF = 10A$ $di/dt = 100A/\mu sec$	t _{rr}	-	70	150	nsec		
Input Capacitance Output Capacitance Reverse Transfer Capacitance	VGS =0 Volts VDS =25 Volts f =1 MHz	Ciss Coss Crss		2600 700 260	2900 1100 275	pF		

For thermal derating curves and other characteristic curves please contact SSDI Marketing Department.

NOTES:

<u>1</u>/ Die Rating: 75Amps.

2/ All package pins of the same terminations (Drain/Source/Gate) must be connected together to minimize $R_{DS(on)}$ and maximize current carrying capability.